

BAKER & BOTTS, L.L.P.  
30 ROCKEFELLER PLAZA  
NEW YORK, NEW YORK 10112-0228

Appln. Trans.  
PATENT

212 705-5000  
FACSIMILE 212 705-5020

UTILITY PATENT  
APPLICATION  
TRANSMITTAL

(Only for new nonprovisional  
applications under 37 CFR 1.53(b))

Attorney Docket No. A28838-I-A

First Named Inventor Hidemi Takasu

Express Mail Label No. EJ 407 841 862 US

Total Pages 24 + transmittal form

December 16, 1998

**BY EXPRESS MAIL - Label No. EJ 407 841 862 US**


Assistant Commissioner for Patents  
Box Patent Application  
Washington, DC 20231

Sir:

Enclosed herewith for filing is a patent application of Hidemi Takasu entitled PROCESS FOR  
FABRICATING A SEMICONDUCTOR DRIVE

which includes:

<input checked="" type="checkbox"/> Specification	<u>18</u> Total Pages
<input checked="" type="checkbox"/> Claims	<u>2</u> Total Pages
<input checked="" type="checkbox"/> Abstract	<u>1</u> Total Pages
<input checked="" type="checkbox"/> Drawing(s)	<u>6</u> Total Sheets
<u>X</u> formal	
<u>  </u> informal	

EJ 407 841 662 US	December 16, 1998
Express Mail mailing number	Date of Deposit
I hereby certify that the application/correspondence attached hereto is being deposited with the United States Postal Service "Express Mail Post Office to Addressee" service under 37 CFR 1.10 on the date indicated above and is addressed to Assistant Commissioner for Patents, Washington, D.C. 20231	
	LEROY CHICK
Signature of person mailing correspondence	Typed or printed name of person mailing correspondence

☒ Combined Declaration and Power of Attorney will follow.

☐ Newly executed (original or copy)

☐ Copy from a prior application

(for continuation/divisional only - **must be filed to avoid surcharge for late**

**filing)**

If a continuing application, check appropriate box:

☐ Continuation

☐ Divisional

☒ Continuation-In-Part (CIP)

of prior application No. 09/026,097

☒ Amend the specification by inserting, before the first line, the following sentence:

"This is a ☐ continuation ☐ divisional ☒ continuation-in-part  
of copending application Serial No. 09/026,097 filed February 19, 1998 which is a  
divisional of Serial No. 08/200,312 filed February 19, 1998 which is a continuation of  
Serial No. 07/804,237 filed December 5, 1991."

☒ An Assignment of the invention to Rohm Co. Ltd.

☐ is attached. A separate cover sheet in compliance with 37 CFR 3.28 and 3.31 is  
included.

☒ will follow.

☐ has been filed in the prior application

☐ Small Entity Statement(s)

☐ Small Entity Statement filed in prior application. Status still proper and desired.

☐ Information Disclosure Statement (IDS) PTO-1449

☐ Copies of IDS Citations.

☐ Preliminary Amendment

☒ Return Receipt Postcard

☐ Other \_

Attorney Docket No. A28838-I-A

☐ Cancel in this application original claims \_ of the prior application before calculating the filing fee.

The filing fee has been calculated as shown below:

FOR	(Col. 1) <u>No. Filed</u>	(Col. 2) <u>No. Extra</u>	Small Entity <u>Rate</u> <u>Fee</u>	OR	Other Than A Small Entity <u>Rate</u> <u>Fee</u>
Basic Fee			\$380		\$760
T o t a l	9	-20 = 0	x \$9 = \$0		x \$18 = \$0
Claims					
Ind. Claims	1	-3 = 0	x \$39 = \$0		x \$78 = \$0
Multiple Dependent Claim			+ \$130 \$0		+ \$260 \$0
			=		=
			Total	—	<u>\$760</u>

\* If the difference in Col. 1 is less than zero, enter "0" in Col. 2.

Fee Payment Being Made:

☒ Enclosed

☒ Basic filing fee \$760.00

☐ Recording Assignment  
[\$40.00; 37 CFR 1.21(h)]

Total Fees \$760.00

Enclosed

☒ A check in the amount of \$760.00 to cover filing fee is enclosed.

Priority

☒ Priority of application Country Japan, Appln. No. P.HEI.3-125416 filed April 27, 1991 is claimed under 35 U.S.C. 119.

☒ Certified Copy of Priority Document(s) Country Japan, Appln No. P.HEI.3-125416, filed April 27, 1991.

Attorney Docket No. A28838-I-A

☐ is/are attached


☐ will follow

☒ has been filed in the parent  
application S/N 07/804,237 filed  
December 5, 1991.

- ☒ The Commissioner is hereby authorized to charge payment of any additional filing fees required under 37 CFR 1.16, 1.17, and 1.21(h) associated with this communication or credit any overpayment to Deposit Account No. 02-4377. Two copies of this sheet are enclosed.

BAKER & BOTTS, L.L.P.

By



Francis J. Hone

PTO Registration No. 18,662

Enclosures

## PROCESS FOR FABRICATING SEMICONDUCTOR DEVICE

5 This is a CIP application of U.S.S.N. 09/026,097 filed of  
February 19, 1998.

### BACKGROUND OF THE INVENTION

10 The present invention relates to processes for fabricating  
semiconductor devices and, more particularly, to a semiconductor  
fabrication process in which a buried layer is formed.

15 In semiconductor devices such as semiconductor integrated  
circuits, a p<sup>+</sup> buried layer is provided for the application of an "up-  
down isolation" technique. In up-down isolation, an region is not  
only diffused downwardly from the surface of an epitaxial layer but  
also is rediffused upwardly from below the epitaxial layer, i.e., from  
the substrate side. With this technique, the diffusion time is  
shortened so as to suppress the lateral spread of the isolation (p-  
diffusion). Accordingly, the chip area can be reduced and, at the  
20 same time, the breakdown voltage of the completed semiconductor  
device is increased because of limited upward diffusion of the n<sup>+</sup>  
region.

25 Taking an npn transistor as an example of a semiconductor  
device having a buried layer, a first related process sequence for  
forming the buried layer in this transistor is described hereinafter  
with reference to Figs. 1 through 4. In step 1 shown in Fig. 1, a p-  
type substrate 11 typically made of silicon is provided with an oxide  
film mask 12, such as an SiO<sub>2</sub> film, arranged so that the surface of the

substrate 11 is exposed in a region where the buried layer is to be formed. The surface of the region of the substrate 11 which is not covered with the mask 12 may be referred to as a window W.

5 In the next step 2 shown in Fig. 2, the substrate 11 is put into a diffusion furnace, and ions of a p-type impurity such as boron (B) are implanted into the substrate 11 through the window W to form an ion-implanted region 13 in the substrate 11.

10 In step 3 shown in Fig. 3, the entire substrate 11 is heated to a temperature of about 800 to 1300°C in an oxidizing atmosphere such as dry oxygen or water vapor. Through the annealing process, the p-type impurity is activated and diffused into the substrate 11 to form a p<sup>+</sup> diffusion region 14' beneath the window W. During this diffusion, an oxide film 15, such as an SiO<sub>2</sub> film, is also formed in the window W of the substrate 11.

15 In step 4 shown in Fig. 4, the SiO<sub>2</sub> mask 12 and the oxide film 15 are removed to expose the p<sup>+</sup> diffusion region 14' in the window W, so that a p<sup>+</sup> buried layer 14 is formed. Upon removal of the oxide film 15, a step 14a will form at the edge of the p<sup>+</sup> buried layer 14 which corresponds to the periphery of the window W.

20 The thus fabricated semiconductor is subjected to the further treatment to provide an npn transistor. For example, the substrate 11 is put in an epitaxial growth furnace, an epitaxial layer 16 is grown on the surface of the substrate 11 as in step 5 in Fig. 5.

25 Fig. 6 is a graphical representation of impurity concentration distribution profiles in the respective steps in the process of fabricating the buried layer. In the graph, the abscissa represents depth measured from the surface of the substrate, and the ordinate, impurity concentration. In the graph, "a" is an impurity

concentration distribution when impurity ions are implanted in the step 2. In the step 3, the impurity region is expanded to profile an impurity concentration distribution indicated by "b". In the step 4, the impurity is further diffused to form a profile of an impurity concentration distribution indicated by "c". By etching process, the surface of the substrate surface is lowered to a level indicated by  $z_0$ .

In the fabrication process, the impurity diffusion caused by the heat treatment in the gas etching process reaches the substrate surface. Therefore, if the substrate is subjected to the epitaxial growing process, an undesirable phenomenon of autodoping from the buried layer 14 to the epitaxial layer 16 occurs as shown in Fig. 7. In the figure, character " $z_0$ " indicates an interface between the epitaxial layer 16 and the  $p^+$  buried layer 14.

In the related process sequence described above, the buried layer 14 is formed by first performing ion implantation in step 2 (Fig. 2), then heating the substrate in step 3 (Fig. 3). However, the ion implantation performed in step 2 will cause significant damage to the surface of the substrate 11 in the window W. If the substrate is heated in the next step 3 to form the  $p^+$  diffusion region 14' without repairing the surface damage, surface defects will appear in the  $p^+$  buried layer 14 when it is formed by exposing the  $p^+$  diffusion region 14' in step 4 (Fig. 8). This is undesired from a practical viewpoint since those surface defects will lead to structural defects in the final transistor device.

In the related semiconductor fabrication process, the substrate is annealed in an oxidizing atmosphere. This sometimes gives rise of crystal defects, e.g., OSF (oxide-induced stacking fault), in the substrate surface. In case where an epitaxial layer is formed

on the substrate surface suffering from crystal defects, the resultant epitaxial layer is deteriorated in its film quality since it is adversely affected by the crystal defects. As a result, the final transistor device as a product suffers from structural defects.

5           Also in the related fabrication process, the furnace used by the annealing step is different from that by the epitaxial growing step. Therefore, the substrate undergoes a temperature variation cycle of temperature rise and fall (up to room temperature), which takes place when it is taken out of a furnace and put into another furnace. The thermal stress, which is caused in the substrate at this time, becomes  
10           a factor to cause crystal defects in the substrate. The epitaxial layer grows while orientating crystal axis thereof with that at the substrate surface. A surface state of the substrate before the epitaxial layer growing process step starts, greatly affects the film quality of the  
15           growing layer.

          The temperature variation cycle possibly causes elongation of the fabricating time and unnecessary complexity of the fabrication process.

          A second related process of fabricating a semiconductor  
20           device in which the annealing step 3 in the semiconductor fabrication process mentioned above is executed by use of the energy beam, is disclosed in Unexamined Japanese Patent Publication No. Sho. 57-106046. The other fabricating steps than the annealing step are substantially the same as in the above-mentioned fabrication process.  
25           The unique feature of the fabrication process of the publication resides in that the impurity is activated without greatly varying the impurity concentration distributions profiled after the ion implantation. In this fabrication process, the impurity concentration



distributions in the respective fabricating steps are profiled as shown in Fig. 8. In the figure, "a" is an impurity concentration distribution profile after the ion implantation; "b" is an impurity concentration distribution profile after the annealing; and "c" is an impurity concentration distribution profile after the gas etching. An impurity concentration is distributed, as shown in Fig. 9, in the substrate after the epitaxial growing step ends.

Where this fabrication process is used, no autodoping problem arises, but the crystal defects, e.g., OSF, induced in the annealing step performed in the oxidizing atmosphere inevitably occurs. In this respect, the problems arising from the crystal defects remain unsolved. Additionally, the substrate temperature inevitably varies when the substrate is taken out of the furnace and put into another furnace in the transient period from the annealing step to the epitaxial growing step. Therefore, the substrate surface serving as the epitaxial growing surface is thermally stressed, viz., the thermal stress problem remains unsolved.

### SUMMARY OF THE INVENTION

Accordingly, an object of the present invention is to provide a process for fabricating a semiconductor device by which a buried layer free from any surface defects can be prepared in a substrate in such a way that autodoping will not occur in the surface of the surface in a region where an epitaxial layer is to be formed.

To achieve the above object, there is provided a process of fabricating a semiconductor device comprising the steps of: implanting an impurity ion into where the buried layer to be formed

in a substrate; providing the substrate inside a reactor furnace;  
preparing a nonoxidizing atmosphere inside of the reactor furnace;  
annealing the substrate to activate and diffuse the implanted  
impurity ion region while increasing inside temperature of the reactor  
furnace up to a first temperature; and shifting the inside temperature  
of the reactor furnace from the first temperature to a second  
temperature in which a epitaxial crystal starts to grow and  
introducing a epitaxial growth gas into the reactor furnace to grow an  
epitaxial layer on a surface of the substrate.

In the fabrication process thus constructed, the annealing  
step, which follows the ion implantation step, is carried out in a  
nonoxidizing atmosphere in the furnace. Therefore, there is no  
chance that crystal defects, e.g., OSF (oxide-induced stacking fault)  
are caused in the substrate surface. Further, no oxidization takes  
place, so that the oxide film 15 (Fig. 3) is not formed on the substrate  
surface in the process of the invention. Hence, the step to remove the  
oxide film may be omitted.

The sequence of process steps is executed within one furnace.  
Therefore, there is no chance that the substrate undergoes the  
temperature variation cycle of temperature rise and fall (up to room  
temperature), which essentially occurs when the substrate is taken  
out of a furnace and put into another furnace in the related process.  
Therefore, the fabricating process of the invention is capable of  
preventing the crystal defects caused by the thermal stress. Further,  
there is no need of reducing the temperature to room temperature  
during the process being executed. As a result, the fabricating time  
is remarkably reduced and the fabricating process is simplified.

The epitaxial growing step starts before the impurity

implanted region to be diffused reaches the surface of the substrate.

With this unique feature, the expansion of the impurity ion diffusion region does not reach the interface between the epitaxial layer and the substrate, and hence no autodoping problem arises.

5 Therefore, there is a less chance of forming crystal defects in the epitaxial growing process.

The process procedure subsequent to the step of growing the epitaxial layer may be the corresponding one in the related process, and through the related process procedure, the semiconductor having  
10 the buried layer is fabricated into a completed semiconductor device.

#### BRIEF DESCRIPTION OF THE DRAWINGS

Fig. 1 is a schematic diagram showing a preparatory step of the process sequence in a first related process for fabricating a  
15 semiconductor device;

Fig. 2 is a schematic diagram showing an ion implantation step of the first related process sequence;

Fig. 3 is a schematic diagram showing an annealing step of  
20 the first related process sequence;

Fig. 4 is a schematic diagram showing an etching step of the first related process sequence;

Fig. 5 is a schematic diagram showing an epitaxial growing step of the first related process sequence;

Fig. 6 is a graphical representation showing impurity concentration distribution profiles in the respective steps of the first  
25 related process sequence;

Fig. 7 is a graphical representation showing an impurity

concentration distribution profile in the substrate after the epitaxial layer is formed by the first related process sequence;

Fig. 8 is a graphical representation showing impurity concentration distribution profiles in the respective steps a second related process of fabricating a semiconductor device;

Fig. 9 is a graphical representation showing an impurity concentration distribution profile in the substrate after the epitaxial layer is formed by the second related semiconductor fabrication process;

Fig. 10 is a schematic diagram showing a preparatory step of the process sequence in a process for fabricating a semiconductor device according to the present invention;

Fig. 11 is a schematic diagram showing an ion implantation step of the same process sequence;

Fig. 12 is a schematic diagram showing a resist removal step of the same process sequence;

Fig. 13 is a schematic diagram useful in explaining a semiconductor device fabricated by the fabrication process of the invention;

Fig. 14 is a graphical representation showing a variation of temperature in a reactor furnace in a semiconductor fabrication process which is a first embodiment of the present invention;

Fig. 15 is a graphical representation showing a variation of temperature in the reactor furnace in the semiconductor fabrication process which is a second embodiment of the present invention; and

Fig. 16 is a graphical representation showing a variation of temperature in a reactor furnace in a semiconductor fabrication process which is a third embodiment of the present invention.

## DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

5 A process of fabricating a semiconductor device which is constructed according to the present invention will be described with reference to the accompanying drawings. In the description to be given hereunder, an npn transistor, which was used in the background art description, will be used as the semiconductor device to be fabricated by the fabrication process of the invention for  
10 clarifying the invention in comparison with the background art.

Figs. 10 through 13 cooperate to show a sequence of process steps (first to fourth steps) to fabricate a buried layer in a process of fabricating a semiconductor device which is a first embodiment of the present invention. Fig. 14 is a graphical representation showing a  
15 variation of temperature in a reactor furnace with respect to time.

As shown in Fig. 10, resist 2 is formed over a surface of a p-type substrate 1, typically made of silicon, in a state that the substrate surface is exposed in a region where a p<sup>+</sup> buried layer is to be formed. The surface of the region of the substrate 1, not covered  
20 with the resist 2, will be referred to as a window W. An SiO<sub>2</sub> film may be formed on the p-type substrate 1; actually an SiO<sub>2</sub> film, about 1000Å thick, is formed on the p-type substrate 1. Use of the SiO<sub>2</sub> film substantially protects the substrate surface against damage.

As shown in Fig. 11, ions of a p-type impurity, e.g., boron (B),  
25 are implanted into the substrate 1 through the window W to form an ion-implanted region (p<sup>+</sup> region) 3 in the substrate 1. The impurity to be ion implanted may be any material, e.g., aluminum (Al), if its conductivity is of the p type since it is used for forming the p<sup>+</sup> buried

layer.

In a step shown in Fig. 12, the resist 2 is removed. Before proceeding to the next step 4, the substrate 1 is chemically cleaned and charged into an epitaxial growth furnace (reactor furnace). Any  
5 SiO<sub>2</sub> film should be etched away prior to the start of epitaxial growth.

In a step shown in Fig. 13, the epitaxial growth furnace is purged of oxygen by replacement with N<sub>2</sub> gas. Then H<sub>2</sub> gas is introduced into the growth furnace while N<sub>2</sub> gas is vented to achieve 100% replacement of H<sub>2</sub> gas for N<sub>2</sub> gas. As a result, the growth  
10 furnace is completely filled with H<sub>2</sub> gas to create a nonoxidizing atmosphere (step 1, Fig. 14).

As shown in Fig. 14, the temperature within the growth furnace is increased up to T<sub>1</sub>, while at the same time, in the H<sub>2</sub> gas atmosphere, the substrate 1 is annealed to activate and diffuse the  
15 implanted boron ions simultaneously (step 2). In this case, it is essential to control temperature and time for the boron ion diffusion so that the impurity diffusion region (p<sup>+</sup> region) 3 does not reach the substrate surface. In other words, such an activation of the substrate 1 as to such an extent that the implanted boron ions enter  
20 lattice points suffices.

The step (step 2) to form a p<sup>+</sup> buried layer 4 is stopped at a time point t<sub>2</sub> where the p<sup>+</sup> region 3 does not yet reach the window W at the surface of the substrate 1; thereafter as shown in Fig. 14, the temperature in the growth furnace is further increased up to a  
25 temperature T<sub>2</sub> (T<sub>2</sub> > T<sub>1</sub>) at which temperature crystallization will take place; and mixture gas of H<sub>2</sub> gas and SiHCl<sub>3</sub> gas is introduced into the furnace to grow an epitaxial layer 5 on the substrate 1 (step

3). At the time, T2 may be adjusted to 1000 to 1150°C, and T1 may be adjusted to 100°C of lower than T2. In addition, it is important that the temperature shifting from T1 to T2 should be executed slowly. Other examples of gas to be mixed with the H<sub>2</sub> gas in the epitaxial growing step are SiH<sub>2</sub>Cl<sub>2</sub>, SiCl<sub>4</sub>, SiH<sub>4</sub>, etc. At the time T2 with respect to each material gas may be adjusted to 900 to 1120°C, 1100 to 1200°C and 800 to 1000°C, respectively. T1 may be adjusted to approximately 100°C of lower than respective T2. And it is required that the temperature T1 is selected such that the impurity ion can be activated sufficiently.

The semiconductor thus provided with the p<sup>+</sup> buried layer 4 may be completed as an npn transistor by following the further related procedures for semiconductor fabrication.

A semiconductor fabrication process which is a second embodiment of the present invention will be described. The semiconductor fabrication process of this embodiment is characterized in that an additional step of etching gas is introduced into the furnace to clean the substrate surface is executed before the epitaxial growing step.

Fig. 15 is a graphical representation showing a variation of temperature in the reactor furnace in the semiconductor fabrication process of the second embodiment of the present invention. In this embodiment, as in the first embodiment, a nonoxidizing atmosphere is prepared (step 1), and the substrate is annealed while gradually increasing a temperature within the furnace up to temperature T1' (step 2). The step 2 is ended at a time point t2' when the p<sup>+</sup> region 3 does not yet reach the window W at the surface of the substrate 1.

Thereafter, small amount of HCl gas is mixed with H<sub>2</sub> gas in the furnace, and cleaning and etching process is carried out (step 3). The cleaning gas may be consisted of only H<sub>2</sub> gas. In this case, the etching depth is set at about 1000Å. At this time, care must be taken in doing this so that the p<sup>+</sup> region 3 will not become exposed on the surface of the substrate 1 by this etching step. At a time point t3', H<sub>2</sub> gas is introduced into the furnace to replace the etching gas with the H<sub>2</sub> gas, and the temperature in the furnace is decreased to a temperature T2' (T2' < T1') of epitaxial crystallization (step 4). This operation of lowering temperature in the furnace is also effective to suppress unnecessary expansion of the impurity diffusion region. Mixture gas of H<sub>2</sub> gas and SiHCl<sub>3</sub> gas is introduced into the furnace to grow an epitaxial layer 5 on the substrate 1. At the time, T1' is adjusted to 1140 to 1160°C, preferably to 1150°C ± several degrees. T2' is adjusted to 1100 to 1150°C in the condition of T2' < T1'. SiCl<sub>4</sub>, SiH<sub>2</sub>Cl<sub>2</sub> and SiH<sub>4</sub> gases may be served as the gas to be mixed with the H<sub>2</sub> gas. In such case, T2' is adjusted to higher than 1100°C in the condition of T2' < T1', 900 to 1120°C, 800 to 1000°C, respectively.

A semiconductor fabrication process which is a third embodiment of the present invention will be described. Fig. 16 is a graphical representation showing a variation of the temperature in the reactor furnace in the process of this embodiment. This process is the same as the second embodiment until a time point t3". At the time point t3", H<sub>2</sub> gas is introduced into the furnace to replace the etching gas with the H<sub>2</sub> gas, and the temperature in the furnace is decreased once. Then the furnace temperature is increased again to a temperature T2" (T2" > T1") of epitaxial crystallization (step 4).



Mixture gas of  $H_2$  gas and  $SiCl_4$  gas is introduced into the furnace to grow an epitaxial layer 5 on the substrate 1. At the time,  $T1''$  is similar to the  $T1'$  of the second embodiment.  $T2''$  is adjusted to lower than  $1200^\circ C$  in the condition of  $T2'' > T1''$ .  $SiHCl_3$  gas may be served as the gas to be mixed with the  $H_2$  gas. In the case,  $T2''$  is adjusted to lower than  $1150^\circ C$  in the above condition.

While in the above-mentioned embodiments, an npn transistor is given as an example of the semiconductor device to be fabricated by the fabrication process of the present invention, it should be understood that this is not the only application of the invention and that the invention is applicable to any semiconductor device having a buried layer. The embodiment assumes the use of a p-type substrate, but the process of the invention is also applicable to an n-type substrate and the results obtained are comparable to the case of a p-type substrate.

The process of the invention is also applicable to the preparation of an  $n^+$  buried layer using an n-type impurity such as As or Sb. In this case, n-type impurities may be injected either by high-energy ion implantation or by a double-charge method.

As seen from the foregoing description, the semiconductor fabrication process of the present invention has the following useful effects.

In the process of the invention, the region into which impurity ions are implanted is activated and diffused simultaneously in a nonoxidizing atmosphere. Therefore, there is no chance that crystal defects, e.g., OSF (oxide-induced stacking fault), are caused in the substrate surface. Further, no oxide film is formed on the

substrate surface in the process of the invention. Hence, the step to remove the oxide film may be omitted.

The epitaxial growing process step starts before the impurity implanted region to be diffused reaches the surface of the substrate. With this unique feature, the spreading of the impurity ion diffusion region does not reach the interface between the epitaxial layer and the substrate, and hence no autodoping problem arises. Therefore, there is a less chance of forming crystal defects in the epitaxial growing process.

The sequence of process steps is executed within one furnace. Therefore, there is no chance that the substrate undergoes the temperature variation cycle of temperature rise and fall (up to room temperature), which essentially occurs when the substrate is taken out of a furnace and put into another furnace in the related process. In the process of the invention, particularly at the start of the epitaxial growing step, a temperature variation of the substrate is extremely small. Formation of crystal defects by the thermal stress is lessened to produce the substrate surface having no crystal defects and being clean. For this reason, the process of the invention can form an epitaxial layer of good film quality.

The process of the invention does not include the steps to take the substrate out of a furnace and putting it into another furnace and hence is free from the temperature variation cycle. Therefore, this feature accrues to reduction of fabrication time and simplification of the fabrication process.

The ion implantation is performed in a state that the  $\text{SiO}_2$  film is layered on the substrate surface. Therefore, the damage of the substrate surface, which is essentially caused in the process of ion

implantation in the related fabrication process, is lessened.

Thus, the semiconductor fabrication process of the invention can fabricate a semiconductor device having a buried layer which is free from the autodoping which otherwise would occur in the region  
5 where the buried layer is to be formed, and further from the surface defects.

WHAT IS CLAIMED IS:

1        1.        A process for fabricating a semiconductor device having a  
2        buried layer comprising the steps of:  
3                implanting an impurity ion into where the buried layer to be  
4        formed in a substrate;  
5                providing the substrate inside a reactor furnace;  
6                preparing a nonoxidizing atmosphere inside of the reactor  
7        furnace;  
8                annealing the substrate to activate and diffuse the implanted  
9        impurity ion region while increasing inside temperature of the reactor  
10       furnace up to a first temperature; and  
11               shifting the inside temperature of the reactor furnace from  
12       the first temperature to a second temperature in which a epitaxial  
13       crystal starts to grow and introducing a epitaxial growth gas into the  
14       reactor furnace to grow an epitaxial layer on a surface of the  
15       substrate.

1        2.        The process for fabricating the semiconductor device as set  
2        forth in claim 1, wherein the step of growing the epitaxial layer is  
3        initiated before the expanded ion implanted region reaches for the  
4        surface of the substrate.

1        3.        The process for fabricating the semiconductor device as set  
2        forth in claim 1, wherein the first temperature is lower than the  
3        second temperature.

1 4. The process for fabricating the semiconductor device as set  
2 forth in claim 1 further comprising the step of:

3 preparing a cleaning gas in the reactor furnace to clean up the  
4 surface of the substrate between the step of diffusing the ion  
5 implanted region and the step of growing the epitaxial layer.

1 5. The process for fabricating the semiconductor device as set  
2 forth in claim 4, wherein the first temperature is lower than the  
3 second temperature.

1 6. The process for fabricating the semiconductor device as set  
2 forth in claim 4, wherein the first temperature is higher than the  
3 second temperature.

1 7. The process for fabricating the semiconductor device as set  
2 forth in claim 1, wherein the surface of the substrate is covered by  
3 oxide film at the step of implanting the impurity ion.

1 8. The process for fabricating the semiconductor device as set  
2 forth in claim 4, wherein the cleaning gas is consist of  $H_2$  gas.

1 9. The process for fabricating the semiconductor device as set  
2 forth in claim 4, wherein the cleaning gas includes HCl gas.

## ABSTRACT OF THE DISCLOSURE

5 A process for fabricating a semiconductor device having a buried layer comprises the steps of implanting an impurity ion into where the buried layer to be formed in a substrate, providing the substrate inside a reactor furnace, preparing a nonoxidizing atmosphere inside of the reactor furnace, annealing the substrate to activate and diffuse the implanted impurity ion region while increasing inside temperature of the reactor furnace up to a first  
10 temperature, and shifting the inside temperature of the reactor furnace from the first temperature to a second temperature in which a epitaxial crystal starts to grow and introducing a epitaxial growth gas into the reactor furnace to grow an epitaxial layer on a surface of the substrate.

Fig. 1




Fig. 2




Fig. 3




Fig. 4




Fig. 5




Fig. 6




Fig. 7






Fig. 8




Fig. 9




Fig. 10




Fig. 11




Fig. 12




Fig. 13




Fig. 14




Fig. 15






Fig. 16



United States Patent & Trademark Office  
Office of Initial Patent Examination -- Scanning Division



Application deficiencies were found during scanning:

☐ Page(s) \_\_\_\_\_ of NO DECLARATION were not present  
for scanning. (Document title)

☐ Page(s) \_\_\_\_\_ of \_\_\_\_\_ were not present  
for scanning. (Document title)

☐ Scanned copy is best available.